



- ☐ Tentative Specification
☐ Preliminary Specification
☒ Approval Specification

MODEL NO.: V500HK1**SUFFIX: LE6**

Customer:

APPROVED BY

SIGNATURE

Name / Title _____

Note

Please return 1 copy for your confirmation with your signature and comments.

Approved By	Checked By	Prepared By
Chao-Chun Chung	Carlos Lee	WT Hsu

**CONTENTS**

CONTENTS.....	2
1. GENERAL DESCRIPTION	5
1.1 OVERVIEW	5
1.2 FEATURES	5
1.3 APPLICATION	5
1.4 GENERAL SPECIFICATIONS	5
1.5 MECHANICAL SPECIFICATIONS	6
2. ABSOLUTE MAXIMUM RATINGS	7
2.1 ABSOLUTE RATINGS OF ENVIRONMENT	7
2.2 PACKAGE STORAGE.....	8
2.3 ELECTRICAL ABSOLUTE RATINGS.....	8
2.3.1 TFT LCD MODULE.....	8
2.3.2 BACKLIGHT CONVERTER UNIT	8
3. ELECTRICAL CHARACTERISTICS.....	9
3.1 TFT LCD MODULE.....	9
3.2 BACKLIGHT CONVERTER UNIT	11
3.2.1 LED LIGHT BAR CHARACTERISTICS.....	11
3.2.2 CONVERTER CHARACTERISTICS (Ta = 25 ± 2 °C)	11
3.2.3 CONVERTER INTERFACE CHARACTERISTICS	12
4. BLOCK DIAGRAM OF INTERFACE	14
4.1 TFT LCD MODULE.....	14
5. INTERFACE PIN CONNECTION	15
5.1 TFT LCD MODULE.....	15
5.2 BACKLIGHT UNIT	20
5.3 CONVERTER UNIT	21
5.4 LVDS INTERFACE.....	22
5.5 COLOR DATA INPUT ASSIGNMENT.....	23
6. INTERFACE TIMING	24
6.1 INPUT SIGNAL TIMING SPECIFICATIONS	24
6.1.1 Timing spec for Frame Rate = 100Hz	24
6.1.2 Timing spec for Frame Rate = 120Hz	25
6.2 POWER ON/OFF SEQUENCE.....	28
7. OPTICAL CHARACTERISTICS.....	29
7.1 TEST CONDITIONS.....	29



7.2 OPTICAL SPECIFICATIONS	30
8. PRECAUTIONS	33
8.1 ASSEMBLY AND HANDLING PRECAUTIONS	33
8.2 SAFETY PRECAUTIONS	33
9. DEFINITION OF LABELS	34
9.1 CMI MODULE LABEL	34
9.2 CARTON LABEL	35
10. PACKAGING	36
10.1 PACKAGING SPECIFICATIONS	36
10.2 PACKAGING METHOD	36
11. MECHANICAL CHARACTERISTIC	38

**REVISION HISTORY**

Version	Date	Page(New)	Section	Description
Ver. 0.0	Jul. 19, 2012	All	All	Tentative Specification Ver 0.0 was first issued.
Ver. 1.0	Aug. 28, 2012	P5	1.2	1.2 FEATURES
				1.4 GENERAL SPECIFICATIONS
		P6	1.5	Update MECHANICAL SPECIFICATIONS
		P8	2.3.2	Update BACKLIGHT CONVERTER UNIT
		P9	3.1	Update TFT LCD MODULE
		P11	3.2.1	Update LED LIGHT BAR CHARACTERISTICS
			3.2.2	Update CONVERTER CHARACTERISTICS
		P12	3.2.3	Update CONVERTER INTERFACE CHARACTERISTICS
		P14	4.1	Update TFT LCD MODULE
		P18	5.1	Update TFT LCD MODULE
		P20	5.2	Update BACKLIGHT UNIT
		P21	5.3	Update CONVERTER UNIT
		P24	6.1.1	6.1.1 Timing spec for Frame Rate = 100Hz
		P25	6.1.2	6.1.2 Timing spec for Frame Rate = 120Hz
		P29	7.1	Update TEST CONDITIONS
		P30	7.2	Update OPTICAL SPECIFICATIONS
		P36	10.1	Update PACKAGING SPECIFICATIONS
		P37~39	11	Update MECHANICAL CHARACTERISTIC
Ver. 2.0	Oct. 09, 2012	P6	1.5	Update MECHANICAL SPECIFICATIONS
		P15	5.1	Update TFT LCD MODULE
		P21	5.3	Update CONVERTER UNIT
		P30	7.2	Update OPTICAL SPECIFICATIONS
		P36	10.2	Update PACKAGING METHOD
		P37~39	11	Update MECHANICAL CHARACTERISTIC
	Nov. 14, 2012	P35	9.2	Add CARTON LABEL Information



1. GENERAL DESCRIPTION

1.1 OVERVIEW

V500HK1-LE6 is a 50" TFT Liquid Crystal Display module with LED Backlight unit and 4ch-LVDS interface. This module supports 1920 x 1080 Full HDTV format and can display 1.07G colors (8-bits+FRC). The converter module for backlight is built-in.

1.2 FEATURES

- High brightness (350 nits)
- High contrast ratio (5000:1)
- Fast response time (Gray to gray average 6.5 ms)
- High color saturation (NTSC 72%)
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for 100Hz/120Hz frame rate
- Ultra wide viewing angle : Super MVA technology
- Viewing Angle : 176(H)/176(V) (CR ≥ 20) VA Technology
- RoHs compliance
- T-con input frame rate: 100Hz/120Hz, output frame rate: 100Hz/120Hz

1.3 APPLICATION

- Standard Living Room TVs
- Public Display Application
- Home Theater Application
- MFM Application


1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	1095.84 (H) x 616.41 (V)	mm	(1)
Bezel Opening Area	1103.04 (H) x 622.41 (V)	mm	
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch(Sub Pixel)	0.1903(H) x 0.5708(V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	1.07G colors(8-Bit+FRC)	color	
Display Operation Mode	Transmissive mode / Normally Black	-	-
Surface Treatment	Anti-Glare coating (Haze 1%), Hardness 3H	-	(2)
Rotation Function	Unachievable		(3)
Display Orientation	Signal input with "CMI"		(3)

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) The spec. of the surface treatment is temporarily for this phase. CMI reserves the rights to change this feature.

Note (3)



1.5 MECHANICAL SPECIFICATIONS

Item		Min.	Typ.	Max.	Unit	Note
Module Size	Horizontal (H)	1113.84	1115.04	1116.24	mm	(1)
	Vertical (V)	637.21	638.41	639.61	mm	(1)
	Depth (D)	15.2	16.2	17.2	mm	(2)
	Depth (D)	26.7	27.7	28.7	mm	(3)
Weight		11352.5	11950	12547.5	g	-

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth is between bezel to T-CON cover.

Note (3) Module Depth is between bezel to Converter cover

2. ABSOLUTE MAXIMUM RATINGS**2.1 ABSOLUTE RATINGS OF ENVIRONMENT**

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Storage Temperature	TST	-20	+60	°C	(1)
Operating Ambient Temperature	TOP	0	50	°C	(1), (2)
Shock (Non-Operating)	SNOP	-	35	G	(3), (5)
Vibration (Non-Operating)	VNOP	-	1.0	G	(4), (5)

Note (1) Temperature and relative humidity range is shown in the figure below.

(a) 90 %RH Max. ($T_a \leq 40\text{ }^{\circ}\text{C}$).

(b) Wet-bulb temperature should be 39 °C Max. ($T_a > 40\text{ }^{\circ}\text{C}$).


(c) No condensation.

Note (2) Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.

Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.

Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.

Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.



2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended to store the module with temperature from 0 to 35 °C at normal humidity without condensation.
- (b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage	VCC	-0.3	13.5	V	(1)
Logic Input Voltage	VIN	-0.3	3.6	V	

2.3.2 BACKLIGHT CONVERTER UNIT

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Light Bar Voltage	VW	—	46.3	VRMS	
Converter Input Voltage	VBL	0	30	V	(1)
Control Signal Level	—	-0.3	7	V	(1), (3)

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Functional operation should be restricted to the conditions described under normal operating conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals include On/Off Control.

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE



(Ta = 25 ± 2 °C)

Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max.		
Power Supply Voltage		V _{CC}	10.8	12	13.2	V	(1)
Rush Current		I _{RUSH}	—	—	3.01	A	(2)
Power consumption	White Pattern	P _T	—	5.76	6.86	W	(3)
	Horizontal Stripe	P _T	—	14.54	17.47	W	
	Black Pattern	P _T	—	5.90	7.17	W	
Power Supply Current	White Pattern	—	—	0.48	0.57	A	(3)
	Horizontal Stripe	—	—	1.21	1.46	A	
	Black Pattern	—	—	0.49	0.59	A	
LVDS interface	Differential Input High Threshold Voltage	V _{LVT_H}	+100	—	+300	mV	(4)
	Differential Input Low Threshold Voltage	V _{LVT_L}	-300	—	-100	mV	
	Common Input Voltage	V _{CM}	1.0	1.2	1.4	V	
	Differential input voltage	V _{ID}	200	—	600	mV	
	Terminating Resistor	R _T	—	100	—	ohm	
CMOS interface	Input High Threshold Voltage	V _{I_H}	2.7	—	3.3	V	
	Input Low Threshold Voltage	V _{I_L}	0	—	0.7	V	

Note (1) The module should be always operated within the above ranges.

The ripple voltage should be controlled under 10% of V_{CC} (Typ.)

Note (2) Measurement Conditions :




Note (3) The specified power supply current is under the conditions at $V_{CC} = 12\text{ V}$, $T_a = 25 \pm 2^\circ\text{C}$, $f_v = 120\text{ Hz}$, whereas a power dissipation check pattern below is displayed.

a. White Pattern





Active Area

b. Black Pattern




Active Area

c. Horizontal Pattern



Note (4) The LVDS input characteristics is shown as below.



3.2 BACKLIGHT CONVERTER UNIT

3.2.1 LED LIGHT BAR CHARACTERISTICS

The backlight unit contains 2pcs light bar.

(Ta = 25 ± 2 °C)

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
One String Current	I _L	75.2	80	84.8	mA	
One String Voltage	V _W	38.3	-	42.6	V _{DC}	I _L =80mA
One String Voltage Variation	△V _W	-	-	1	V	
Life time	-	30,000	-	-	Hrs	(1)

Note (1) Dimming Ratio=100%

Note (2) The lifetime is defined as the time which luminance of the LED decays to 50% compared to the initial value,

Operating condition: Continuous operating at Ta = 25±2°C, IL =80mA

3.2.2 CONVERTER CHARACTERISTICS (Ta = 25 ± 2 °C)

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Power Consumption	P _{BL}	-	58.32	67.2	W	(1), (2), IL = 80mA
Converter Input Voltage	VBL	22.8	24.0	25.2	VDC	
Converter Input Current	I _{BL}	-	2.43	2.8	A	Non Dimming
Input Inrush Current	I _R	-	-	3.78	Apeak	V _{BL} =22.8V, (IL=typ.) (3)
Dimming Frequency	FB	90	160	190	Hz	
Dimming Duty Ratio	DDR	5	-	100	%	(4)

Note (1) The power supply capacity should be higher than the total converter power consumption PBL. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when converter dimming.

Note (2) The measurement condition of Max. value is based on 50" backlight unit under input voltage 24V, average LED current 84.8mA

Note (3) For input inrush current measure, the VBL rising time from 10% to 90% is about 30ms.

Note (4) EPWM signal have to input available duty range. 5% minimum duty ratio is only valid for electrical operation.

3.2.3 CONVERTER INTERFACE CHARACTERISTICS

Parameter		Symbol	Test Condition	Value			Unit	Note	
				Min.	Typ.	Max.			
On/Off Control Voltage	ON	VBLON	—	2.0	—	5.0	V		
	OFF		—	0	—	0.8	V		
External PWM Control Voltage	HI	VEPWM	—	2.0	—	5.0	V	Duty on	(5)
	LO		—	0	—	0.8	V	Duty off	
Error Signal		ERR	—	—	—	—	—	Abnormal: Open	
VBL Rising Time		Tr1	—	20	—	—	ms	10%-90% V _{BL}	
Control Signal Rising Time		Tr	—	—	—	100	ms		
Control Signal Falling Time		Tf	—	—	—	100	ms		
PWM Signal Rising Time		TPWMR	—	—	—	50	us		
PWM Signal Falling Time		TPWMF	—	—	—	50	us		
Input Impedance		Rin	—	1	—	—	MΩ		
PWM Delay Time		TPWM	—	100	—	—	ms		
BLON Delay Time		T _{on}	—	300	—	—	ms		
		T _{on1}	—	300	—	—	ms		
BLON Off Time		Toff	—	300	—	—	ms		

Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the external PWM signal during backlight turn on period.

Note (2) The power sequence and control signal timing are shown in the Fig.1. For a certain reason, the converter has a possibility to be damaged with wrong power sequence and control signal timing.

Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:

Turn ON sequence: VBL → PWM signal → BLON

Turn OFF sequence: BLOFF → PWM signal → VBL

Note (4) When converter protective function is triggered, ERR will output open collector status. (Fig.2)

Note (5) The EPWM interface that inserts a pull up resistor to 5V in Max Duty (100%), please refers to Fig.3.




Fig. 1




Fig. 2





Fig. 3

4. BLOCK DIAGRAM OF INTERFACE**4.1 TFT LCD MODULE**

**5. INTERFACE PIN CONNECTION****5.1 TFT LCD MODULE**

CNF1 Connector Pin Assignment (WF23-402-5133-FCN)

Pin	Name	Description	Note
1	N.C.	No Connection	(1)
2	N.C.	No Connection	
3	N.C.	No Connection	
4	N.C.	No Connection	
5	N.C.	No Connection	
6	N.C.	No Connection	
7	SELLVDS	Input signal for LVDS Data Format Selection	(2) (3)
8	N.C.	No Connection	(1)
9	N.C.	No Connection	
10	N.C.	No Connection	
11	GND	Ground	
12	CH1[0]-	First pixel Negative LVDS differential data input. Pair 0	(4)
13	CH1[0]+	First pixel Positive LVDS differential data input. Pair 0	
14	CH1[1]-	First pixel Negative LVDS differential data input. Pair 1	
15	CH1[1]+	First pixel Positive LVDS differential data input. Pair 1	
16	CH1[2]-	First pixel Negative LVDS differential data input. Pair 2	
17	CH1[2]+	First pixel Positive LVDS differential data input. Pair 2	
18	GND	Ground	
19	CH1CLK-	First pixel Negative LVDS differential clock input.	(4)
20	CH1CLK+	First pixel Positive LVDS differential clock input.	
21	GND	Ground	
22	CH1[3]-	First pixel Negative LVDS differential data input. Pair 3	(4)
23	CH1[3]+	First pixel Positive LVDS differential data input. Pair 3	
24	CH1[4]-	First pixel Negative LVDS differential data input. Pair 4	
25	CH1[4]+	First pixel Positive LVDS differential data input. Pair 4	
26	N.C.	No Connection	(1)
27	N.C.	No Connection	(1)
28	CH2[0]-	Second pixel Negative LVDS differential data input. Pair 0	(4)
29	CH2[0]+	Second pixel Positive LVDS differential data input. Pair 0	
30	CH2[1]-	Second pixel Negative LVDS differential data input. Pair 1	

31	CH2[1]+	Second pixel Positive LVDS differential data input. Pair 1	
32	CH2[2]-	Second pixel Negative LVDS differential data input. Pair 2	
33	CH2[2]+	Second pixel Positive LVDS differential data input. Pair 2	
34	GND	Ground	
35	CH2CLK-	Second pixel Negative LVDS differential clock input.	(4)
36	CH2CLK+	Second pixel Positive LVDS differential clock input.	
37	GND	Ground	
38	CH2[3]-	Second pixel Negative LVDS differential data input. Pair 3	(4)
39	CH2[3]+	Second pixel Positive LVDS differential data input. Pair 3	
40	CH2[4]-	Second pixel Negative LVDS differential data input. Pair 4	
41	CH2[4]+	Second pixel Positive LVDS differential data input. Pair 4	
42	N.C.	No Connection	(1)
43	N.C.	No Connection	(1)
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	N.C.	No Connection	(1)
48	VCC	+12V power supply	
49	VCC	+12V power supply	
50	VCC	+12V power supply	
51	VCC	+12V power supply	

CNF2 Connector Pin Assignment (CNF2 : WF23-400-413C-FCN)

Pin	Name	Description	Note
1	N.C.	No Connection	(1)
2	N.C.	No Connection	
3	N.C.	No Connection	
4	N.C.	No Connection	
5	N.C.	No Connection	
6	N.C.	No Connection	
7	N.C.	No Connection	(1)
8	N.C.	No Connection	
9	GND	Ground	
10	CH3[0]-	Third pixel Negative LVDS differential data input. Pair 0	(4)

11	CH3[0]+	Third pixel Positive LVDS differential data input. Pair 0	
12	CH3[1]-	Third pixel Negative LVDS differential data input. Pair 1	
13	CH3[1]+	Third pixel Positive LVDS differential data input. Pair 1	
14	CH3[2]-	Third pixel Negative LVDS differential data input. Pair 2	
15	CH3[2]+	Third pixel Positive LVDS differential data input. Pair 2	
16	GND	Ground	
17	CH3CLK-	Third pixel Negative LVDS differential clock input.	(4)
18	CH3CLK+	Third pixel Positive LVDS differential clock input.	
19	GND	Ground	
20	CH3[3]-	Third pixel Negative LVDS differential data input. Pair 3	(4)
21	CH3[3]+	Third pixel Positive LVDS differential data input. Pair 3	
22	CH3[4]-	Third pixel Negative LVDS differential data input. Pair 4	
23	CH3[4]+	Third pixel Positive LVDS differential data input. Pair 4	
24	GND	Ground	
25	GND	Ground	
26	CH4[0]-	Fourth pixel Negative LVDS differential data input. Pair 0	(4)
27	CH4[0]+	Fourth pixel Positive LVDS differential data input. Pair 0	
28	CH4[1]-	Fourth pixel Negative LVDS differential data input. Pair 1	
29	CH4[1]+	Fourth pixel Positive LVDS differential data input. Pair 1	
30	CH4[2]-	Fourth pixel Negative LVDS differential data input. Pair 2	
31	CH4[2]+	Fourth pixel Positive LVDS differential data input. Pair 2	
32	GND	Ground	
33	CH4CLK-	Fourth pixel Negative LVDS differential clock input.	(4)
34	CH4CLK+	Fourth pixel Positive LVDS differential clock input.	
35	GND	Ground	
36	CH4[3]-	Fourth pixel Negative LVDS differential data input. Pair 3	(4)
37	CH4[3]+	Fourth pixel Positive LVDS differential data input. Pair 3	
38	CH4[4]-	Fourth pixel Negative LVDS differential data input. Pair 4	(4)
39	CH4[4]+	Fourth pixel Positive LVDS differential data input. Pair 4	
40	GND	Ground	
41	GND	Ground	


Note (1) Reserved for internal use. Please leave it open.

Note (2) LVDS format selection.

SELLVDS	Mode
L	JEIDA
H or Open	VESA

L : Connect to GND, H : Connect to Open or +3.3V


Note (3) Interface optional pin has internal scheme as following diagram. Customer should keep the interface voltage level requirement which including panel board loading as below.



Note (4) LVDS 4-port Data Mapping


Port	Channel of LVDS	Data Stream
1st Port	First Pixel	1, 5, 9,1913, 1917
2nd Port	Second Pixel	2, 6, 10,1914, 1918
3rd Port	Third Pixel	3, 7, 11,1915, 1919
4th Port	Fourth Pixel	4, 8, 12,1916, 1920

Note (5) LVDS connector pin order defined as follows





Note (6) LVDS connector mating dimension range request is 0.93mm~1.0mm as below



**5.2 BACKLIGHT UNIT**

The pin configuration for the housing and the leader wire is shown in the table below.

CN2: 196388-12041-3 (P-TWO) or FF01-430-123A (FCN)

Pin No	Symbol	Feature
1	N1	Negative of LED String
2	N2	
3	N3	
4	N4	
5	N5	
6	N6	
7	N7	
8	N8	
9	NC	NC
10	VLED+	Positive of LED String
11	VLED+	
12	VLED+	

CN3: 196388-12041-3 (P-TWO) or FF01-430-123A (FCN)

Pin No	Symbol	Feature
1	VLED+	Positive of LED String
2	VLED+	
3	VLED+	
4	NC	NC
5	N9	Negative of LED String
6	N10	
7	N11	
8	N12	
9	N13	
10	N14	
11	N15	
12	N16	


5.3 CONVERTER UNIT

CN1(Header): JH2-D4-143N (FCN)

Pin No	Symbol	Feature
1	VBL	+24V
2		
3		
4		
5		
6	GND	GND
7		
8		
9		
10		
11	ERR	Normal (GND) Abnormal (Open collector)
12	BLON	BL ON/OFF
13	NC	NC
14	E_PWM	External PWM Control

Note (1) If Pin14 is open, E_PWM is 100% duty.

Note (2) Input connector pin order defined as follows



Pin 1

Pin 14


Input Connector

5.4 LVDS INTERFACE

JEIDA Format : SELLVDS = L

VESA Format : SELLVDS = H or Open

VESA LVDS format



AR0~AR9	First Pixel R Data (9; MSB, 0; LSB)	DE	Data enable signal
AG0~AG9	First Pixel G Data (9; MSB, 0; LSB)	DCLK	Data clock signal
AB0~AB9	First Pixel B Data (9; MSB, 0; LSB)	RSVD	Reserved

5.5 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 10-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

Color		Data Signal																													
		Red										Green										Blue									
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Gray Scale Of Red	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (2)	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red (1021)	1	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray Scale Of Green	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green (1021)	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0
	Green (1022)	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	Green (1023)	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
Gray Scale Of Blue	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue (1021)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	1
	Blue (1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	Blue (1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage



6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram. ($T_a = 25 \pm 2^\circ\text{C}$)

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
LVDS Receiver Clock	Frequency	F_{clkin} ($=1/TC$)	60	74.25	80	MHz	
	Input cycle to cycle jitter	T_{rc1}	-	-	200	ps	(3)
	Spread spectrum modulation range	$F_{\text{clkin_mod}}$	$F_{\text{clkin}}-2\%$	-	$F_{\text{clkin}}+2\%$	MHz	(4)
	Spread spectrum modulation frequency	F_{SSM}	-	-	200	KHz	
LVDS Receiver Data	Receiver Skew Margin	T_{RSKM}	-400	-	400	ps	(5)

6.1.1 Timing spec for Frame Rate = 100Hz

Signal	Item		Symbol	Min.	Typ.	Max.	Unit	Note
Frame rate	2D mode		F_{r5}	94	100	106	Hz	(6) (7)
Vertical Active Display Term	2D Mode	Total	T_v	1090	1350	1395	T_h	$T_v = T_{vd} + T_{vb}$
		Display	T_{vd}	1080	1080	1080	T_h	—
		Blank	T_{vb}	10	270	315	T_h	—
Horizontal Active Display Term	2D Mode	Total	T_h	520	550	670	T_c	$T_h = T_{hd} + T_{hb}$
		Display	T_{hd}	480	480	480	T_c	—
		Blank	T_{hb}	40	70	190	T_c	—

6.1.2 Timing spec for Frame Rate = 120Hz

Signal	Item		Symbol	Min.	Typ.	Max.	Unit	Note
Frame rate	2D mode		F_{r6}	114	120	126	Hz	(6) (7)
Vertical Active Display Term	2D Mode	Total	T_v	1090	1125	1395	Th	$T_v = T_{vd} + T_{vb}$
		Display	T_{vd}	1080	1080	1080	Th	—
		Blank	T_{vb}	10	45	315	Th	—
Horizontal Active Display Term	2D Mode	Total	T_h	520	550	670	T_c	$T_h = T_{hd} + T_{hb}$
		Display	T_{hd}	480	480	480	T_c	—
		Blank	T_{hb}	40	70	190	T_c	—


Note (1) Since the module is operated in DE only mode, Hsync and Vsync input signals should be set to low logic level. Otherwise, this module would operate abnormally.

Note (2) Please make sure the range of pixel clock has follow the below equation:


$$F_{clk}(\max) \geq F_{r6} \times T_v \times T_h$$

$$F_{r5} \times T_v \times T_h \geq F_{clk}(\min)$$


INPUT SIGNAL TIMING DIAGRAM




Note (3) The input clock cycle-to-cycle jitter is defined as below figures. $Trcl = |T_1 - T|$



Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.




Note (5) The LVDS timing diagram and the receiver skew margin is defined and shown in following figure.



Note (6) The frame-to-frame jitter of the input frame rate is defined as the above figures. $FR_n = FR_{n-1} \pm 1.8\%$.


Note (7) The setup of the frame rate jitter $> 1.8\%$ may result in the cosmetic LED backlight symptom but the electric function is not affected.



6.2 POWER ON/OFF SEQUENCE

($T_a = 25 \pm 2^\circ\text{C}$)

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.

Note (2) Apply the LED voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.

Note (3) In case of VCC is in off level, please keep the level of input signals on the low or high impedance.

If $T2 < 0$, that maybe cause electrical overstress failure.

Note (4) T4 should be measured after the module has been fully discharged between power off and on period.

Note (5) Interface signal shall not be kept at high impedance when the power is on.


Note (6) Vcc must decay smoothly when power-off.

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	°C
Ambient Humidity	Ha	50±10	%RH
Supply Voltage	VCC	12±1.2	V
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"		
LED Current	IL	80±4	mA

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring in a windless room.




7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Note				
Contrast Ratio		CR	$\theta_x=0^\circ, \theta_y=0^\circ$ Viewing angle at normal direction	3500	5000	-	-	(2)				
Response Time (VA)		Gray to gray		-	6.5	13	ms	(3)				
Center Luminance of White		L _C		280	350	-	cd/m ²	(4)				
White Variation		δW		-	-	1.3	-	(6)				
Cross Talk		CT		-	-	4	%	(5)				
Color Chromaticity	Red	R _x		Typ. -0.03	0.643	Typ. +0.03	-	-				
		R _y			0.328		-					
	Green	G _x			0.298		-					
		G _y			0.601		-					
	Blue	B _x			0.150		-					
		B _y			0.052		-					
	White	W _x			0.280		-					
		W _y			0.290		-					
	Color Gamut				C.G.		-		72	-	%	NTSC
	Viewing Angle	Horizontal			θ _{x+}		CR≥20		80	88	-	Deg.
θ _{x-}			80	88	-							
Vertical		θ _{y+}	80	88	-							
		θ _{y-}	80	88	-							

Note (1) Definition of Viewing Angle (θ_x, θ_y) :

Viewing angles are measured by Autronic Conoscope Cono-80 (or Eldim EZ-Contrast 160R).



Note (2) Definition of Contrast Ratio (CR) :

The contrast ratio can be calculated by the following expression.


$$\text{Contrast Ratio (CR)} = \frac{\text{Surface Luminance of L255}}{\text{Surface Luminance of L0}}$$

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).

Note (3) Definition of Gray-to-Gray Switching Time :



The driving signal means the signal of gray level 0, 31, 63, 95, 127, 159, 191, 223 and 255.

Gray to gray average time means the average switching time of gray level 0, 31, 63, 95, 127, 159, 191, 223 and 255 to each other.

Note (4) Definition of Luminance of White (L_C , L_{AVE}) :

Measure the luminance of gray level 255 at center point and 5 points

$L_C = L(5)$, where $L(X)$ is corresponding to the luminance of the point X at the figure in Note (6).


Note (5) Definition of Cross Talk (CT) :

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where:

Y_A = Luminance of measured location without gray level 255 pattern (cd/m²)


Y_B = Luminance of measured location with gray level 255 pattern (cd/m²)



Note (6) Definition of White Variation (δW) :

Measure the luminance of gray level 255 at 5 points

$$\delta W = \frac{\text{Maximum } [L(1), L(2), L(3), L(4), L(5)]}{\text{Minimum } [L(1), L(2), L(3), L(4), L(5)]}$$



8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- [1] Do not apply rough force such as bending or twisting to the module during assembly.
- [2] It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- [3] Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.
- [4] Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMIS LSI chips.
- [5] Bezel of Set can not press or touch the panel surface. It will make light leakage or scrape.
- [6] Do not plug in or pull out the I/F connector while the module is in operation.
- [7] Do not disassemble the module.
- [8] Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- [9] Moisture can easily penetrate into LCD module and may cause the damage during operation.
- [10] When storing modules as spares for a long time, the following precaution is necessary.
 - [10.1] Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
 - [10.2] The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.
- [11] When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

8.2 SAFETY PRECAUTIONS

- [1] The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while assembling with the converter. Do not disassemble the module or insert anything into the Backlight unit.
- [2] If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- [3] After the module's end of life, it is not harmful in case of normal operation and storage.


9. DEFINITION OF LABELS

9.1 CMI MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: V500HJ1-LE6
- (b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.
- (c) Serial ID: XXXXXXXXYMDLNNNN



Serial ID includes the information as below:

- (a) Manufactured Date: Year: 0~9, for 2010~2019
Month: 1~9, A~C, for Jan. ~ Dec.
Day: 1~9, A~Y, for 1st to 31st, exclude I, O, and U.
- (b) Revision Code: Cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 → Line1, 2 → Line 2, ...etc.


9.2 CARTON LABEL

The barcode nameplate is pasted on each box as illustration, and its definitions are as following explanation.

P.O. NO. _____	
Parts ID. _____	
Model Name <u> V500HK1-LE6 </u>	
Carton ID. _____	Quantities _____
 XXXXXXXXXXXXXXXXX	
Made In China	

Model Name: V500HK1- LE6

Carton ID: X X X X X X Y M D X X X X



Serial ID includes the information as below :

Manufactured Date:

Year: 2010=0, 2011=1, 2012=2...etc.

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I ,O, and U.

Revision Code: Cover all the change


10. PACKAGING

10.1 PACKAGING SPECIFICATIONS

- (1) 4 LCD TV modules / 1 Box
- (2) Box dimensions : 1235(L) X 258 (W) X 751 (H)
- (3) Weight: Approx. 53.5Kg (4 modules per carton)


10.2 PACKAGING METHOD

Packaging method is shown as following figures.







Sea / Land Transportation (40ft HQ Container)



Sea / Land Transportation (40ft/20ft Container)



Air Transportation



11. MECHANICAL CHARACTERISTIC

